The NTIS website and supporting ordering systems are undergoing a major upgrade from 8PM on September 25th through approximately October 6. During that time, much of the functionality, including subscription and product ordering, shipping, etc., will not be available. You may call NTIS at 1-800-553-6847 or (703) 605-6000 to place an order but you should expect delayed shipment. Please do NOT include credit card numbers in any email you might send NTIS.
Documents in the NTIS Technical Reports collection are the results of federally funded research. They are directly submitted to or collected by NTIS from Federal agencies for permanent accessibility to industry, academia and the public.  Before purchasing from NTIS, you may want to check for free access from (1) the issuing organization's website; (2) the U.S. Government Printing Office's Federal Digital System website; (3) the federal government Internet portal; or (4) a web search conducted using a commercial search engine such as
Accession Number ADA596658
Title Hybrid Josephson-CMOS Random Access Memory with Interfacing to Josephson Digital Circuits.
Publication Date Oct 2013
Media Count 17p
Personal Author H. Kim L. Zheng S. R. Whiteley T. Ortlepp T. Van Duzer
Abstract The work during this period brought our efforts to realize a 64-kbit hybrid Josephson-CMOS memory for 4K operation to a successful conclusion. The memory inputs and outputs are at the several-millivolt level. The inputs are first amplified to 60 mV using Suzuki stacks; these signals drive CMOS comparators, the outputs of which are at volt level, as required by the commercially manufactured 65 nm CMOS memory array. Final designs were fabricated and tested. The access time is less than 400 ps and the read power dissipation is less than 10 mW. A side project was performed to evaluate the concept for a novel wholly Josephson memory proposed by a Japanese memory expert. We found that the proposed memory cell has inadequate design margins. We realized the other goal of the project, which was to analyze the factors limiting Josephson memories. Presentations for the Applied Superconductivity Conference (ASC) in October 2012 were prepared and presented. Publications resulted. We also brought together an international group of 30 cryogenic memory researchers in a post-ASC workshop at UC Berkeley for more discussions. And presentations were made at the Superconductive Electronics Conference (ISEC) in July 2013.
Keywords Circuits
Complementary metal oxide semicondu
Digital systems
Hybrid systems
Josephson junctions
Memory devices

Source Agency Non Paid ADAS
NTIS Subject Category 49 - Electrotechnology
46D - Solid State Physics
Corporate Author California Univ., Berkeley.
Document Type Technical report
Title Note Final rept. 28 Apr 2010-28 Apr 2013.
NTIS Issue Number 1416
Contract Number W911NF-10-1-0120

Science and Technology Highlights

See a sampling of the latest scientific, technical and engineering information from NTIS in the NTIS Technical Reports Newsletter

Acrobat Reader Mobile    Acrobat Reader